Transient bit error rate analysis of data recovery systems using jitter models
نویسندگان
چکیده
This paper presents a method for analyzing the Bit Error Rate of recovered data for PLL-based data recovery systems (DRS) as the PLL comes into lock. This method is based on the analyses of the transient response of the Phase-Locked Loop (PLL) and the associated jitter models. It provides a means to predict the acquisition time needed for a data recovery system to reach a given BER. Practical criteria are established to help determine the “lock” status of a PLL.
منابع مشابه
Jitter Tolerance Analysis of Clock and Data Recovery Circuits
In the scope of the development of a complete top-down design flow targeting clock and data recovery circuits for high-speed data links, we present two methods to analyze the jitter tolerance of such links, based on statistical simulation of incoming data jitter and its effects on the recovered data bit error rate using Matlab. The second method is based on time-domain simulation using VHDL and...
متن کاملAn Estimation of Required Rotational Torque to Operate Horizontal Directional Drilling Using Rock Engineering Systems
Horizontal directional drilling (HDD) is widely used in soil and rock engineering. In a variety of conditions, it is necessary to estimate the torque required for performing the reaming operation. Nevertheless, there is not presently a convenient method to accomplish this task. In this paper, to overcome this difficulty based on the basic concepts of rock engineering systems (RES), a model for ...
متن کاملPerformance Analysis Of Mono-bit Digital Instantaneous Frequency Measurement (Difm) Device
Instantaneous Frequency Measurement (IFM) devices are the essential parts of anyESM, ELINT, and RWR receiver. Analog IFMs have been used for several decades. However, thesedevices are bulky, complex and expensive. Nowadays, there is a great interest in developing a wideband, high dynamic range, and accurate Digital IFMs. One Digital IFM that has suitably reached allthese requirements is mono-bi...
متن کاملSettling Time of Mesochronous Clock Retiming Circuits for Low Swing Interconnects
It is well known that timing jitter can degrade the bit error rate (BER) of receivers that recover clock information from the input data. However, timing jitter can also result in an indefinite increase in the settling time of clock recovery circuits at the receivers, particularly in low swing mesochronous systems. Mesochronous clock retiming circuits are required in repeaterless low swing on-c...
متن کاملModeling of Jitter Characteristics for the Second Order Bang-Bang CDR
Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...
متن کامل